Top  Previous  Next

This page is intended to show the outline of the chip and to provide additional information that might not be clear from the data sheet.

The image is from a preliminary data sheet. It is not clear yet if SCL and SDA have pin names too.

This chip can only programmed parallel and with JTAG. Normal (serial) ISP programming is not available.